1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
{ "crc_cord_state":
{ "type": "export"
, "target": "crc_cord_state (unexported)"
, "flexible_config":
[ "ADD_CFLAGS"
, "ADD_CXXFLAGS"
, "AR"
, "ARCH"
, "CC"
, "CFLAGS"
, "CXX"
, "CXXFLAGS"
, "DEBUG"
, "ENV"
, "HOST_ARCH"
, "OS"
, "TARGET_ARCH"
, "TOOLCHAIN_CONFIG"
]
}
, "crc_cord_state (unexported)":
{ "type": ["@", "rules", "CC", "library"]
, "name": ["crc_cord_state"]
, "stage": ["absl", "crc"]
, "hdrs": ["internal/crc_cord_state.h"]
, "srcs": ["internal/crc_cord_state.cc"]
, "deps":
[ "crc32c"
, ["absl/base", "config"]
, ["absl/numeric", "bits"]
, ["absl/strings", "strings"]
]
}
, "crc32c":
{ "type": "export"
, "target": "crc32c (unexported)"
, "flexible_config":
[ "ADD_CFLAGS"
, "ADD_CXXFLAGS"
, "AR"
, "ARCH"
, "CC"
, "CFLAGS"
, "CXX"
, "CXXFLAGS"
, "DEBUG"
, "ENV"
, "HOST_ARCH"
, "OS"
, "TARGET_ARCH"
, "TOOLCHAIN_CONFIG"
]
}
, "crc32c (unexported)":
{ "type": ["@", "rules", "CC", "library"]
, "name": ["crc32c"]
, "stage": ["absl", "crc"]
, "hdrs":
[ "crc32c.h"
, "internal/crc32c.h"
, "internal/crc_memcpy.h"
, "internal/crc32c_inline.h"
]
, "srcs":
[ "crc32c.cc"
, "internal/crc_memcpy_fallback.cc"
, "internal/crc_memcpy_x86_arm_combined.cc"
, "internal/crc_non_temporal_memcpy.cc"
]
, "deps":
[ "cpu_detect"
, "crc_internal"
, "non_temporal_memcpy"
, ["absl/base", "config"]
, ["absl/base", "core_headers"]
, ["absl/base", "endian"]
, ["absl/base", "prefetch"]
, ["absl/strings", "str_format"]
, ["absl/strings", "strings"]
]
}
, "cpu_detect":
{ "type": ["@", "rules", "CC", "library"]
, "name": ["crc_cpu_detect"]
, "stage": ["absl", "crc"]
, "hdrs": ["internal/cpu_detect.h"]
, "srcs": ["internal/cpu_detect.cc"]
, "deps": [["absl/base", "base"], ["absl/base", "config"]]
}
, "crc_internal":
{ "type": ["@", "rules", "CC", "library"]
, "name": ["crc_internal"]
, "stage": ["absl", "crc"]
, "hdrs": ["internal/crc.h", "internal/crc32_x86_arm_combined_simd.h"]
, "srcs": ["internal/crc.cc", "internal/crc_x86_arm_combined.cc"]
, "private-hdrs": ["internal/crc_internal.h"]
, "deps":
[ "cpu_detect"
, ["absl/base", "config"]
, ["absl/base", "core_headers"]
, ["absl/base", "endian"]
, ["absl/base", "prefetch"]
, ["absl/base", "raw_logging_internal"]
, ["absl/memory", "memory"]
, ["absl/numeric", "bits"]
]
}
, "non_temporal_memcpy":
{ "type": ["@", "rules", "CC", "library"]
, "name": ["non_temporal_memcpy"]
, "stage": ["absl", "crc"]
, "hdrs": ["internal/non_temporal_memcpy.h"]
, "deps":
[ "non_temporal_arm_intrinsics"
, ["absl/base", "config"]
, ["absl/base", "core_headers"]
]
}
, "non_temporal_arm_intrinsics":
{ "type": ["@", "rules", "CC", "library"]
, "name": ["non_temporal_arm_intrinsics"]
, "stage": ["absl", "crc"]
, "hdrs": ["internal/non_temporal_arm_intrinsics.h"]
, "deps": [["absl/base", "config"]]
}
}
|
